Skip to content
GitLab
Explore
Sign in
v0.0.2
f86acb08
·
First ex in Verilog: Makefile, add variables
·
Jun 15, 2025