Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
M
Microblaze demo
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Travail semestre SG
Microblaze demo
Graph
main
Select Git revision
Branches
3
build-info-periph
build-info-periph-debug
main
default
protected
Tags
7
v0.0.7
v0.0.6
v0.0.5
v0.0.4
v0.0.3
v0.0.2
v0.0.1
10 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
29
Mar
28
23
22
21
20
6
4
Add the copyright again, don't know if this is trivial enough to don't be copyrighted
build-info-periph
build-info-periph
Remove the copyright in the wrapper:
Generate the bitstream from Vivado
Update design to use latest version of my periph
Move dummy simu into a directory managed by Git
Update hog-build-info to version 0.0.4
Set dummy_simu entity for top simulation
v0.0.7 build-in…
v0.0.7 build-info-periph-debug
Add dummy simu into the git repo
v0.0.6
v0.0.6
Update the design to include update of my periph
v0.0.5
v0.0.5
Update hog-build-info-register to v0.0.5
Add an ILA to debug Time and Date build info and AXI to my periph
Vivado update lot of files after a new bitstream gen
v0.0.4
v0.0.4
Update top entity: Add new design inputs + Hog generics
v0.0.3
v0.0.3
Design: Add Interconnect new master clock and reset + assign memory addresses
AXI: Add master in Interconnect and connect Hog Build Info module
Add the Hog build info periph to the Microblaze schema
Add the Hog info periph VHD files
Update schematic MB: Reconnect AXI periph
Add the Hog build info peripheral as a git submodule
Hog list files: Add the sim list file
v0.0.2 main
v0.0.2 main
Add the design in a form of a TCL script
Convert to Hog project
Add Hog to the repository
v0.0.1
v0.0.1
Create a Microblaze, generate bitstream and export hardware
Loading