Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
hog-build-info-register
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Travail semestre SG
hog-build-info-register
Commits
f8b97d0b
Commit
f8b97d0b
authored
2 months ago
by
sebastie.gendre
Browse files
Options
Downloads
Patches
Plain Diff
Write a small simulation to print Hog build info
parent
bc6a1c1e
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
hog-build-info/hog-build-info.srcs/sim_1/new/explore_build_info.vhd
+12
-10
12 additions, 10 deletions
...info/hog-build-info.srcs/sim_1/new/explore_build_info.vhd
with
12 additions
and
10 deletions
hog-build-info/hog-build-info.srcs/sim_1/new/explore_build_info.vhd
+
12
−
10
View file @
f8b97d0b
...
@@ -21,23 +21,25 @@
...
@@ -21,23 +21,25 @@
library
IEEE
;
library
IEEE
;
use
IEEE
.
STD_LOGIC_1164
.
ALL
;
use
IEEE
.
STD_LOGIC_1164
.
ALL
;
use
ieee
.
numeric_std
.
all
;
-- Uncomment the following library declaration if using
use
std
.
textio
.
all
;
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity
explore_build_info
is
entity
explore_build_info
is
-- Port ( );
Generic
(
-- Global Generic Variables
GLOBAL_DATE
:
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'0'
);
GLOBAL_TIME
:
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'0'
);
GLOBAL_VER
:
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'0'
);
GLOBAL_SHA
:
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'0'
)
);
end
explore_build_info
;
end
explore_build_info
;
architecture
Behavioral
of
explore_build_info
is
architecture
Behavioral
of
explore_build_info
is
begin
begin
assert
false
report
"GLOBAL_DATE: "
&
to_hstring
(
to_bitvector
(
GLOBAL_DATE
))
severity
note
;
end
Behavioral
;
end
Behavioral
;
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment